


## DS2148/Q48 5V E1/T1/J1 Line Interface

#### www.maxim-ic.com

#### **FEATURES**

- Complete E1, T1, or J1 line interface unit (LIU)
- Supports both long- and short-haul trunks
- Internal software-selectable receive-side termination for 75Ω/100Ω/120Ω
- 5V power supply
- 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1
- Generates the appropriate line build outs, with and without return loss, for E1 and DSX-1 and CSU line build outs for T1
- AMI, HDB3, and B8ZS, encoding/decoding
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output synthesized to recovered clock
- Programmable monitor mode for receiver
- Loopbacks and PRBS pattern generation/ detection with output for received errors
- Generates/detects in-band loop codes, 1 to 16 bits including CSU loop codes
- 8-bit parallel or serial interface with optional hardware mode
- Multiplexed and nonmultiplexed parallel bus supports Intel or Motorola
- Detects/generates blue (AIS) alarms
- NRZ/bipolar interface for TX/RX data I/O
- Transmit open-circuit detection
- Receive Carrier Loss (RCL) indication (G.775)
- High-Z State for TTIP and TRING
- 50mA (rms) current limiter

#### **PIN DESCRIPTION**





#### **ORDERING INFORMATION**

DS2148TN	44-Pin TQFP	(-40°C to +85°C)
DS2148T	44-Pin TQFP	$(0^{\circ} \text{ C to } +70^{\circ} \text{ C})$
DS2148GN	7mm CABGA	(-40°C to +85°C)
DS2148G	7mm CABGA	$(0^{\circ} \text{ C to } +70^{\circ} \text{ C})$
DS21Q48N	(Quad) BGA	(-40°C to +85°C)
DS21Q48	(Quad) BGA	$(0^{\circ} \text{ C to } +70^{\circ} \text{ C})$

#### DESCRIPTION

The DS2148 is a complete selectable E1 or T1 Line Interface Unit (LIU) for short- and long-haul applications. Throughout the data sheet, J1 is represented wherever T1 exists. Receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0dB to 12dB or 0dB to 43dB for E1 applications and 0dB to 30dB or 0dB to 36dB for T1 applications. The device can generate the necessary G.703 E1 waveshapes in 75 $\Omega$  or 120 $\Omega$  applications and DSX-1 line build outs or CSU line build outs of 0dB, -7.5dB, -15dB, and -22.5dB for T1 applications. The crystal-less onboard jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications). The jitter attenuator FIFO is selectable to either 32 bits or 128 bits in depth and can be placed in either the transmit or receive data paths. An X 2.048MHz output clock synthesized to RCLK is available for use as a backplane system clock (where n = 1, 2, 4, or 8). The DS2148 has diagnostic capabilities such as loopbacks and PRBS pattern generation/detection. 16-bit loop-up and loop-down codes can be generated and detected. The device can be controlled via an 8-bit parallel muxed or nonmuxed port, serial port or used in hardware mode. The device fully meets all of the latest E1 and T1 specifications including ANSI T1.403-1999, ANSI T1.408, AT&T TR 62411, ITU G.703, G.704, G.706, G.736, G.775, G.823, I.431, O.151, O.161, ETSI ETS 300 166, JTG.703, JTI.431, JJ-20.1, TBR12, TBR13. and CTR4.

#### TABLE OF CONTENTS

1.	LIST (	OF FIGURES	4
2.	LIST (	OF TABLES	5
3.	INTRO	ODUCTION	6
3.	1 DC	OCUMENT REVISION HISTORY	6
4.	PIN D	ESCRIPTION	9
5.		DWARE MODE	
5.	1 RE	GISTER MAP	23
5.	2 PA	RALLEL PORT OPERATION	24
5.	3 SE	RIAL PORT OPERATION	24
6.	CONT	ROL REGISTERS	28
6.	1 DE	EVICE POWER-UP AND RESET	31
7	STAT	US REGISTERS	34
8.	DIAG	NOSTICS	39
8.	1 IN-	-BAND LOOP CODE GENERATION AND DETECTION	39
8.	2 LC	OOPBACKS	13
	8.2.1	Remote Loopback (RLB)	13
	8.2.2	Local Loopback (LLB)	13
	8.2.3	Analog Loopback (LLB)	14
	8.2.4	Dual Loopback (DLB)	14
8.	3 PR	BS GENERATION AND DETECTION	14
8.	4 ER	ROR COUNTER <sup>2</sup>	14
	8.4.1	Error Counter Update	15
8.	5 ER	ROR INSERTION	15
9.	ANAL	LOG INTERFACE	16
9.	1 RE	CEIVER <sup>2</sup>	<b>ł</b> 6
9.	2 TR	ANSMITTER	<b>ļ</b> 7
9.	3 JIT	TER ATTENUATOR	<b>1</b> 7
9.	4 G.'	703 SYNCHRONIZATION SIGNAL	18
10.	DS210	Q48 QUAD LIU	56
11.	DC CI	HARACTERISTICS	50
12.	AC CH	HARACTERISTICS	52
13.	MECH	IANICAL DIMENSIONS	71
13	3.1 MI	ECHANICAL DIMENSIONS—QUAD VERSION	73

#### 1. LIST OF FIGURES

Figure 3-1 DS2148 BLOCK DIAGRAM	7
Figure 3-2 RECEIVE LOGIC	8
Figure 3-3 TRANSMIT LOGIC	9
Figure 4-1 PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0)	. 21
Figure 4-2 SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0)	. 21
Figure 4-3 HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1)	. 22
Figure 5-1 SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1	. 25
Figure 5-2 SERIAL PORT OPERATION FOR READ ACCESS MODE 2	. 25
Figure 5-3 SERIAL PORT OPERATION FOR READ ACCESS MODE 3	. 26
Figure 5-4 SERIAL PORT OPERATION FOR READ ACCESS MODE 4	
Figure 5-5 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1&2	.27
Figure 5-6 SERIAL PORT OPERATION FOR WRITE ACCESS MODES 3&4	
Figure 9-1 BASIC INTERFACE	
Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION	. 51
Figure 9-3 PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION	. 52
Figure 9-4 E1 TRANSMIT PULSE TEMPLATE	. 53
Figure 9-5 T1 TRANSMIT PULSE TEMPLATE	. 54
Figure 9-6 JITTER TOLERANCE	
Figure 9-7 JITTER ATTENUATION	
Figure 10-1 BGA 12 x 12 PIN LAYOUT	. 59
Figure 12-1 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	
Figure 12-2 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	. 63
Figure 12-3 MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0)	. 64
Figure 12-4 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	. 66
Figure 12-5 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	. 66
Figure 12-6 MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	
Figure 12-7 MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	. 67
Figure 12-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)	. 68
Figure 12-9 RECEIVE SIDE TIMING	. 69
Figure 12-10 TRANSMIT SIDE TIMING	. 70

## 2. LIST OF TABLES

Table 4-1 BUS INTERFACE SELECTION	9
Table 4-2a PIN ASSIGNMENT	10
Table 4-2b PIN DESCRIPTIONS (Sorted by Pin Name, DS2148T Pin Numbering)	11
Table 4-3a PIN ASSIGNMENT IN SERIAL PORT MODE	
Table 4-3b PIN DESCRIPTIONS IN SERIAL PORT MODE (Sorted by Pin Name, DS2148T Pin	
Numbering)	14
Table 4-4a PIN ASSIGNMENT IN HARDWARE MODE	16
Table 4-4b PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS2148T Pin	
Numbering)	16
Table 4-5 LOOPBACK CONTROL IN HARDWARE MODE	20
Table 4-6 TRANSMIT DATA CONTROL IN HARDWARE MODE	20
Table 4-7 RECEIVE SENSITIVITY SETTINGS	20
Table 4-8 MONITOR GAIN SETTINGS	20
Table 4-9 INTERNAL RX TERMINATION SELECT	20
Table 4-10 MCLK SELECTION	20
Table 5-1 REGISTER MAP	23
Table 6-1 MCLK SELECTION	
Table 6-2 RECEIVE SENSITIVITY SETTINGS	31
Table 6-3 BACK PLANE CLOCK SELECT	32
Table 6-4 MONITOR GAIN SETTINGS	
Table 6-5 INTERNAL RX TERMINATION SELECT	33
Table 7-1 RECEIVED ALARM CRITERIA	35
Table 7-2 RECEIVE LEVEL INDICATION	
Table 8-1 TRANSMIT CODE LENGTH	40
Table 8-2 RECEIVE CODE LENGTH	
Table 8-3 DEFINITION OF RECEIVED ERRORS	44
Table 8-4 FUNCTION OF ECRS BITS AND RNEG PIN	
Table 9-1 LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0)	
Table 9-2 LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1)	
Table 9-3 TRANSFORMER SPECIFICATIONS FOR 5V OPERATION	
Table 10-1 DS21Q48 PIN ASSIGNMENT	56


#### 3. INTRODUCTION

The analog AMI/HDB3 waveform off the E1 line or the AMI/B8ZS waveform off the T1 line is transformer coupled into the RTIP and RRING pins of the DS2148. The user has the option to use internal software-selectable receive-side termination for  $75\Omega/100\Omega/120\Omega$  applications or external termination. The device recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLK and bipolar or NRZ data at RPOS and RNEG. The DS2148 contains an active filter that reconstructs the analog-received signal for the nonlinear losses that occur in transmission. The receive circuitry also is configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to -43dB (E1) and 0dB to -36dB (T1), which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6k feet (T1) in length. Data input at TPOS and TNEG is sent via the jitter attenuation MUX to the waveshaping circuitry and line driver. The DS2148 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long-haul (CSU) or short-haul (DSX-1) lines for T1.


#### 3.1 DOCUMENT REVISION HISTORY

- 1)  $100\Omega/60\Omega$  termination reversed in *Internal Rx Termination Select* tables, 091799.
- 2) Add DS21Q48 pinout, 092899.
- 3) Correct VSM pin number in Q48 (12 x 12 BGA) from G5 to G4, 120699.
- 4) Add timing diagram for Status Register (write access mode); Add mechanical dimensions for the quad version, 032900.
- 5) Timing diagram for Status Register (write access mode) added; elaboration on burst mode bit; add mechanical dimensions for the quad version, 050300.
- 6) Changes to datasheet to indicate 5V only part, 011801.
- 7) Added supply current measurement; added thermal characteristics of quad package, 092001.


#### DS2148 BLOCK DIAGRAM Figure 3-1



#### **RECEIVE LOGIC** Figure 3-2



#### **TRANSMIT LOGIC** Figure 3-3



#### 4. PIN DESCRIPTION

The DS2148 can be controlled in a parallel port mode, a serial port mode, or a hardware mode (Table 4-1, 4-2, and 4-3). The parallel and serial port modes are described in Section 3, and the hardware mode is described below.

BUS INTERFACE SELECTION TAble 4-1						
BIS1	BIS1 BIS0 PBTS BUS INTERFACE T		<b>BUS INTERFACE TYPE</b>			
0	0	0	Muxed Intel			
0	0	1	Muxed Motorola			
0	1	0	Nonmuxed Intel			
0	1	1	Nonmuxed Motorola			
1	0	-	Serial Port			
1	1	-	Hardware			

#### **BUS INTERFACE SELECTION** Table 4-1

## PIN ASSIGNMENT IN PARALLEL PORT MODE Table 4-2a

DS2148T	DS2148G	I/O	Parallel
PIN #	PIN#		Port Mode
1	C3	Ι	CS*
2	C2	Ι	RD*(DS*)
3	B1	Ι	WR*(R/W*)
4	D2	Ι	ALE(AS)
5	C1	Ι	NA
6	D3	Ι	NA
7	D1	I/O	A4
8	E1	Ι	A3
9	F2	Ι	A2
10	F1	Ι	A1
11	G1	Ι	A0
12	E3	I/O	D7/AD7
13	F3	I/O	D6/AD6
14	G2	I/O	D5/AD5
15	F4	I/O	D4/AD4
16	G3	I/O	D3/AD3
17	E4	I/O	D2/AD2
18	G4	I/O	D1/AD1
19	F5	I/O	D0/AD0
20	G5	I	VSM
21	F6	-	V <sub>DD</sub>
22	G6	_	V <sub>SS</sub>
23	E5	I/O	INT*
23	E6	0	PBEO
25	F7	0	RCL/LOTC
26	D6	I	TEST
20	D5	I	RTIP
28	D3	I	RRING
29	C6	I	HRST*
30	C7	I	MCLK
31	B6	0	BPCLK
32	B0 B7	I	BIS0
33	A7	I	BISU
33	C5	0	TTIP
35	B5	0	
36		-	V <sub>SS</sub>
30	A6	- 0	V <sub>DD</sub>
	B4 C4		TRING
38		0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	Ι	PBTS

## **PIN DESCRIPTIONS IN PARALLEL PORT MODE** (Sorted by Pin Name, DS2148T Pin Numbering) Table 4-2b

ACRONYM	PIN	I/O	DESCRIPTION	
A0	11	Ι	Address Bus. In nonmultiplexed bus operation (BIS1 = 0, BIS0 =	
То	to	-	1), serves as the address bus. In multiplexed bus operation (BIS1 =	
A4	7		0, BIS0 = 0), these pins are not used and should be tied low.	
ALE	4	Ι	Address Latch Enable (Address Strobe). When using the parallel	
(AS)			port (BIS1 = 0) in multiplexed bus mode (BIS0 = 0), serves to	
			demultiplex the bus on a positive-going edge. In nonmultiplexed bus	
			mode (BIS0 = 1), should be tied low.	
BIS0/	32/	Ι	Bus Interface Select Bits 0 & 1. Used to select bus interface option.	
BIS1	33		See Table 4-1 for details.	
BPCLK	31	0	Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or	
			2.048MHz clock output that is referenced to RCLK selectable via	
			CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz	
00*	1	T	output.	
CS*	1	Ι	<b>Chip Select.</b> Must be low to read or write to the device. CS* is an	
	10	I/O	active low signal.	
D0 / AD0	19 to	I/O	<b>Data Bus/Address/Data Bus.</b> In non-multiplexed bus operation $(DIS1 = 0, DIS0 = 1)$ , genues as the data bus. In multiplexed bus	
To D7 / AD7	to 12		(BIS1 = 0, BIS0 = 1), serves as the data bus. In multiplexed bus expertion (BIS1 = 0, BIS0 = 0), serves as an 8 hit multiplexed	
D//AD/	12		operation (BIS1 = 0, BIS0 = 0), serves as an 8-bit multiplexed address/data bus.	
HRST*	29	Ι	Hardware Reset. Bringing HRST* low will reset the DS2148	
IIKSI	2)	1	setting all control bits to their default state of all zeros.	
INT*	23	0	<b>Interrupt [INT*] pin 23.</b> Flags host controller during conditions	
	20	0	and change of conditions defined in the Status Register. Active low,	
			open drain output.	
MCLK	30	Ι	Master Clock. A 2.048MHz (±50ppm) clock source with TTL	
			levels is applied at this pin. This clock is used internally for both	
			clock/data recovery and for jitter attenuation. Use of a T1 1.544MHz	
			clock source is optional.	
			See Note 2 on clock accuracy at the end of this table.	
NA	-	Ι	Not Assigned. Should be tied low.	
PBEO	24	0	<b>PRBS Bit Error Output.</b> The receiver will constantly search for a	
			$2^{15}$ -1 or a $2^{20}$ -1 PRBS depending on the ETS bit setting (CCR1.7).	
			Remains high if out of synchronization with the PRBS pattern. Goes	
			low when synchronized to the PRBS pattern. Any errors in the	
			received pattern after synchronization will cause a positive going	
			pulse (with same period as E1 or T1 clock) synchronous with	
			RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.	
PBTS	44	Ι	<b>Parallel Bus Type Select.</b> When using the parallel port (BIS1 = 0),	
1010		1	set high to select Motorola bus timing, set low to select Intel bus	
			timing. This pin controls the function of the RD*(DS*), ALE(AS),	
			and $WR^*(R/W^*)$ pins. If PBTS = 1 and BIS1 = 0, then these pins	
			assume the Motorola function listed in parenthesis (). In serial port	
			mode, this pin should be tied low.	

ACRONYM	PIN	I/O	DESCRIPTION	
RCLK	40	0	<b>Receive Clock.</b> Buffered recovered clock from the line. Synchronous to MCLK in absence of signal at RTIP and RRING.	
RD* (DS*)	2	Ι	<b>Read Input (Data Strobe).</b> RD* and DS* are active low signals. DS active low when in nonmultiplexed, Motorola mode. See the Bus Timing Diagrams in Section 12.	
RCL/ LOTC	25	0	<b>Receive Carrier Loss/Loss of Transmit Clock.</b> An output which will toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high if the TCLK pin has not been toggled for $5\mu$ sec $\pm 2\mu$ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware mode.	
RNEG	39	0	<b>Receive Negative Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with	
RPOS	38	0	RCLK at RNEG. See Section 8.4 for details. <b>Receive Positive Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section 8.4 for details.	
RTIP/ RRING	27/ 28	Ι	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line. See Section 7 for details.	
TCLK	43	I	<b>Transmit Clock.</b> A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and	
TEST	26	Ι	Figure 3-3. <b>3-state Control.</b> Set high to 3-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.	
TNEG	42	Ι	<b>Transmit Negative Data.</b> Sampled on the falling edge (CCR2.1 = $0$ ) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.	
TPOS	41	Ι	<b>Transmit Positive Data.</b> Sampled on the falling edge ( $CCR2.1 = 0$ ) or the rising edge ( $CCR2.1 = 1$ ) of TCLK for data to be transmitted out onto the line.	
TTIP/ TRING	34/ 37	Ο	<b>Transmit Tip and Ring [TTIP &amp; TRING].</b> Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 7 for details.	
V <sub>DD</sub>	21/ 36	-	Positive Supply. 5.0V ±5%	
VSM	20	Ι	Voltage Supply Mode. Should be tied high for 5V operation	
V <sub>SS</sub>	22/ 35	-	Signal Ground.	
WR* (R/W*)	3	Ι	Write Input (Read/Write). WR* is an active low signal. See the Bus Timing Diagrams in Section 12.	

#### PIN ASSIGNMENT IN SERIAL PORT MODE Table 4-3a

			<b>UDE</b> Table 4-0
DS2148T	DS2148G	I/O	Serial
PIN #	PIN#		Port Mode
1	C3	Ι	CS*
2	C2	Ι	NA
3	B1	Ι	NA
4	D2	Ι	NA
5	C1	Ι	SCLK
6	D3	Ι	SDI
7	D1	I/O	SDO
8	E1	Ι	ICES
9	F2	Ι	OCES
10	F1	Ι	NA
11	G1	Ι	NA
12	E3	I/O	NA
13	F3	I/O	NA
14	G2	I/O	NA
15	F4	I/O	NA
16	G3	I/O	NA
17	E4	I/O	NA
18	G4	I/O	NA
19	F5	I/O	NA
20	G5	Ι	VSM
21	F6	-	V <sub>DD</sub>
22	G6	-	$V_{SS}$
23	E5	I/O	INT*
24	E6	0	PBEO
25	F7	0	RCL/LOTC
26	D6	Ι	TEST
27	D5	Ι	RTIP
28	D7	Ι	RRING
29	C6	Ι	HRST*
30	C7	Ι	MCLK
31	B6	0	BPCLK
32	B7	Ι	BIS0
33	A7	Ι	BIS1
34	C5	0	TTIP
35	B5	-	V <sub>SS</sub>
36	A6	-	V <sub>DD</sub>
37	B4	0	TRING
38	C4	0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	Ι	TCLK
44	A1	Ι	NA

## PIN DESCRIPTIONS IN SERIAL PORT MODE (Sorted by Pin Name, DS2148/Q Pin Numbering) Table 4-3b

ACRONYM	PIN	I/O	DESCRIPTION	
BIS0/ BIS1	32/ 33	Ι	<b>Bus Interface Select Bits 0 &amp; 1.</b> Used to select bus interface option. See Table 4-1 for details.	
BPCLK	31	0	<b>Back Plane Clock.</b> A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output that is referenced to RCLK selectable via CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz output.	
CS*	1	Ι	<b>Chip Select.</b> Must be low to read or write to the device. CS* is an active low signal.	
HRST*	29	Ι	<b>Hardware Reset.</b> Bringing HRST* low will reset the DS2148 setting all control bits to their default state of all zeros.	
ICES	8	Ι	<b>Input Clock Edge Select.</b> Selects whether the serial port data input (SDI) is sampled on rising (ICES =0) or falling edge (ICES = 1) of SCLK.	
INT*	23	0	<b>Interrupt [INT*] pin 23.</b> Flags host controller during conditions and change of conditions defined in the Status Register. Active low, open drain output.	
MCLK	30	Ι	Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for jitter attenuation. Use of a T1 1.544MHz clock source is optional. See Note 2 on clock accuracy at the end of this table.	
NA	-	Ι	Not Assigned. Should be tied low.	
OCES	9	Ι	<b>Output Clock Edge Select.</b> Selects whether the serial port data output (SDO) is valid on the rising (OCES = 1) or falling edge (OCES = 0) of SCLK.	
PBEO	24	0	<b>PRBS Bit Error Output.</b> The receiver will constantly search for a $2^{15}$ -1 or a $2^{20}$ -1 PRBS depending on the ETS bit setting (CCR1.7). Remains high if out of synchronization with the PRBS pattern. Goes low when synchronized to the PRBS pattern. Any errors in the received pattern after synchronization will cause a positive going pulse (with same period as E1 or T1 clock) synchronous with RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.	
RCLK	40	0	<b>Receive Clock.</b> Buffered recovered clock from the line. Synchronous to MCLK in absence of signal at RTIP and RRING.	
RCL/ LOTC	25	0	<b>Receive Carrier Loss / Loss of Transmit Clock.</b> An output which will toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high if the TCLK pin has not been toggled for 5 $\mu$ sec $\pm$ 2 $\mu$ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware mode.	

ACRONYM	PIN	I/O	DESCRIPTION	
RNEG	39	0	<b>Receive Negative Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See section 8.4 for details.	
RPOS	38	0	<b>Receive Positive Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See section 8.4 for details.	
RTIP/ RRING	27/ 28	I	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line. See Section 7 for details.	
SCLK	5	Ι	Serial Clock. Serial bus clock input.	
SDI	6	Ι	Serial Data Input. Sampled on rising edge (ICES = 0) or the falling edge (ICES = 1) of SCLK.	
SDO	7	0	<b>Serial Data Output.</b> Valid on the falling edge (OCES = 0) or the rising edge (OCES = 1) of SCLK.	
TCLK	43	I	<b>Transmit Clock.</b> A 2.048 MHz or 1.544 MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 3-3.	
TEST	26	Ι	<b>3-State Control.</b> Set high to 3-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.	
TNEG	42	Ι	<b>Transmit Negative Data.</b> Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.	
TPOS	41	Ι	<b>Transmit Positive Data.</b> Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.	
TTIP/ TRING	34/ 37	0	<b>Transmit Tip and Ring [TTIP &amp; TRING].</b> Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 7 for details.	
V <sub>DD</sub>	21/ 36	-	<b>Positive Supply.</b> 5.0V ±5%	
VSM	20	Ι	Voltage Supply Mode. Should be tied high for 5V operation	
V <sub>SS</sub>	22/ 35	-	Signal Ground.	

#### PIN ASSIGNMENT IN HARDWARE MODE Table 4-4a

DS2148T PIN #	DS2148G PIN#	I/O	Hardware Mode
1	C3	Ι	EGL
2	C2	I	EUL
3	B1	I	NRZE
4	D2	I	SCLKE
5	C1	I	L2
6	D3	I L'O	Ll
7	D1	I/O	LO
8	E1	I	DJA
9	F2	I	JAMUX
10	F1	I	JAS
11	G1	I	HBE
12	E3	I/O	CES
13	F3	I/O	TPD
14	G2	I/O	TX0
15	F4	I/O	TX1
16	G3	I/O	LOOP0
17	E4	I/O	LOOP1
18	G4	I/O	MM0
19	F5	I/O	MM1
20	G5	Ι	VSM
21	F6	-	V <sub>DD</sub>
22	G6	-	V <sub>SS</sub>
23	E5	I/O	RT1
24	E6	0	PBEO
25	F7	0	RCL
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING
29	C6	I	HRST*
30	C7	I	MCLK
31	B6	0	BPCLK
32	B0 B7	I	BIS0
33	A7	I	BIS0
33	C5	0	TTIP
35	B5		
		-	V <sub>SS</sub>
36	A6	-	
37	B4	0	TRING
38	<u>C4</u>	0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	Ι	TNEG
43	A2	Ι	TCLK
44	A1	Ι	RT0

# PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS2148/Q48 Numbering) Table 4-4b

rtamboring)		_	1	
ACRONYM	PIN	I/O	DESCRIPTION	
BIS0/	32/	Ι	Bus Interface Select Bits 0 & 1. Used to select bus interface option.	
BIS1	33		See Table 4-1 for details.	
BPCLK	31	0	Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or	
			2.048MHz clock output that is referenced to RCLK selectable via	
			CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384 MHz	
			output.	
CES	12	Ι	Receive & Transmit Clock Edge Select. Selects which RCLK	
			edge to update RPOS and RNEG and which TCLK edge to sample	
			TPOS and TNEG. CES combines TCES (CCR2.1) and RCES	
			(CCR2.0).	
			0 = update RNEG/RPOS on rising edge of RCLK; sample	
			TPOS/TNEG on falling edge of TCLK	
			1 = update RNEG/RPOS on falling edge of RCLK; sample	
			TPOS/TNEG on rising edge of TCLK	
DJA	8	Ι	Disable Jitter Attenuator.	
			0 = jitter attenuator enabled	
			1 = jitter attenuator disabled	
EGL	1	Ι	Receive Equalizer Gain Limit. This bit controls the sensitivity of	
			the receive equalizer. See Table 4-7.	
ETS	2	Ι	E1/T1 Select.	
			0 = E1	
LIDE	11	т	1 = T1	
HBE	11	Ι	<b>Receive &amp; Transmit HDB3/B8ZS Enable.</b> HBE combines RHBE	
			(CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1)	
			1 = disable HDB3 (E1)/B8ZS (T1)	
HRST*	29	Ι	Hardware Reset. Bringing HRST* low will reset the DS2148	
IIKSI	29	1	setting all control bits to their default state of all zeros.	
JAMUX	9	Ι	Jitter Attenuator MUX. Controls the source for JACLK. See	
57 11072		1	Figure 3-1 and Table 4-10.	
			0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at	
			MCLK)	
			1 = JACLK sourced from internal PLL (2.048MHz at MCLK)	
JAS	10	Ι	Jitter Attenuator Select.	
	-	_	0 = place the jitter attenuator on the receive side	
			1 = place the jitter attenuator on the transmit side	
L0/L1/L2	7/	Ι	Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These	
	6/		inputs determine the waveshape of the transmitter. See Table 9-1	
	5		and Table 9-2.	
LOOP0/	16/	Ι	Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	
LOOP1	17		the active loopback mode (if any). See Table 4-5.	

ACRONYM	PIN	I/O	DESCRIPTION
MCLK	30	Ι	Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for jitter attenuation. Use of a T1 1.544MHz clock source is optional. See Note 2 on clock accuracy at the end of this table.
MM0/ MM1	18/ 19	Ι	Monitor Mode Select Bits 0 & 1 [H/W Mode]. These inputs determine if the receive equalizer is in a monitor mode. See Table 4-8.
NA	-	Ι	Not Assigned. Should be tied low.
NRZE	3	Ι	NRZ Enable [H/W Mode]. 0 = Bipolar data at RPOS/RNEG and TPOS/TNEG 1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going pulse when device receives a BPV, CV, or EXZ.
PBEO	24	0	<b>PRBS Bit Error Output.</b> The receiver will constantly search for a $2^{15}$ -1 or a $2^{20}$ -1 PRBS depending on the ETS bit setting (CCR1.7). Remains high if out of synchronization with the PRBS pattern. Goes low when synchronized to the PRBS pattern. Any errors in the received pattern after synchronization will cause a positive going pulse (with same period as E1 or T1 clock) synchronous with RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.
RCLK	40	0	<b>Receive Clock.</b> Buffered recovered clock from the line. Synchronous to MCLK in absence of signal at RTIP and RRING.
RCL	25	0	<b>Receive Carrier Loss.</b> An output which will toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high if the TCLK pin has not been toggled for 5 $\mu$ sec $\pm$ 2 $\mu$ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware mode.
RNEG	39	0	<b>Receive Negative Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section 8.4 for details.
RPOS	38	0	<b>Receive Positive Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section 8.4 for details.
RT0/	44/	Ι	Receive LIU Termination Select Bits 0 & 1 [H/W Mode]. These
RT1	23	_	inputs determine the receive termination. See Table 4-9.
RTIP/ RRING	27/ 28	Ι	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line. See Section 7 for details.

ACRONYM	PIN	I/O	DESCRIPTION		
SCLKE	4	Ι	<b>Receive &amp; Transmit Synchronization Clock Enable.</b> SCLKE		
			combines RSCLKE (CCR5.3) and TSCLKE (CCR5.2).		
			0 = disable 2.048 MHz synchronization transmit and receive mode		
TCLK	43	I	1 = enable 2.048 MHz synchronization transmit and receive mode <b>Transmit Clock.</b> A 2.048 MHz or 1.544 MHz primary clock. Used		
ICLK	43	1	to clock data through the transmit side formatter. Can be sourced		
			internally by MCLK or RCLK. See Common Control Register 1 and		
			Figure 3-3.		
TEST	26	Ι	<b>3-State Control.</b> Set high to 3-state all outputs and I/O pins		
1L51	20	1	(including the parallel control port). Set low for normal operation.		
			Useful in board level testing.		
TNEG	42	Ι	<b>Transmit Negative Data.</b> Sampled on the falling edge (CCR2.1 =		
			0) or the rising edge (CCR2.1 = 1) of TCLK for data to be		
			transmitted out onto the line.		
TPD	13	Ι	Transmit Power-Down.		
			0 = normal transmitter operation		
			1 = powers down the transmitter and 3-states the TTIP and TRING		
			pins		
TPOS	41	Ι	<b>Transmit Positive Data.</b> Sampled on the falling edge (CCR2.1 = 0)		
			or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted		
	2.4.1		out onto the line.		
TTIP/	34/	0	Transmit Tip and Ring [TTIP & TRING]. Analog line driver		
TRING	37		outputs. These pins connect via a step-up transformer to the line. See Section 7 for details.		
TX0/	14/	I	Transmit Data Source Select Bits 0 & 1 [H/W Mode]. These		
TX1	14/	1	inputs determine the source of the transmit data. See Table 4-6.		
V <sub>DD</sub>	21/	_	<b>Positive Supply.</b> $5.0V \pm 5\%$		
י עט	36		- ostate supply of the state		
VSM	20	Ι	Voltage Supply Mode. Should be tied high for 5V operation		
V <sub>SS</sub>	22/	-	Signal Ground.		
	35				

#### NOTES:

- 1) G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces.
- 2) \* Denotes active low.

#### LOOP BACK CONTROL IN HARDWARE MODE Table 4-5

LOOPBACK	SYMBOL	CONTROL BIT	LOOP1	LOOP0
Remote Loop Back	RLB	CCR6.6	1	1
Local Loop Back	LLB	CCR6.7	1	0
Analog Loop Back	ALB	CCR6.4	0	1
No Loop Back	_	_	0	0

#### TRANSMIT DATA CONTROL IN HARDWARE MODE Table 4-6

TRANSMIT DATA	SYMBOL	CONTROL BIT	TX1	TX0
Transmit Unframed All Ones	TUA1	CCR3.7	1	1
Transmit Alternating Ones and	TAOZ	CCR3.5	1	0
Zeros				
Transmit PRBS	TPRBSE	CCR3.4	0	1
TPOS and TNEG	—	—	0	0

#### **RECEIVE SENSITIVITY SETTINGS** Table 4-7

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12dB (short haul)
1	0 (E1)	-43dB (long haul)
1	1 (T1)	-30dB (limited long haul)
0	1 (T1)	-36dB (long haul)

#### MONITOR GAIN SETTINGS Table 4-8

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

#### **INTERNAL RX TERMINATION SELECT** Table 4-9


RT1	RT0	INTERNAL RECEIVE
(CCR5.1)	(CCR5.0)	TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side $120\Omega$ enabled
1	0	Internal receive-side $100\Omega$ enabled
1	1	Internal receive-side $75\Omega$ enabled

#### MCLK SELECTION Table 4-10


MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048MHz	0	0
2.048MHz	1	1
1.544MHz	0	1

## PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0) Figure 4-1

	44 F	43 T	42 T	41 T	40 F	39 F	38 F	37 T	36 V	35 🗸	34 T			
	PBTS	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	<b>VDD</b>	VSS	TTIP			
1 CS*						-		07				BIS1	33	tie low
2 RD (D	S)											BIS0	32	tie low (MUX) or high (non-MUX)
3 WR* (I	R/W*)											BPCLK	31	
4 ALE (A	AS)											MCLK	30	
5 NA				_		214						HRST*	29	
6 NA			Parallel Port RRING 2				28							
7 A4			(	(Note: tie all NA pins low)						RTIP	27			
8 A3												TEST	26	
9 A2											RCI	_/LOTC	25	
10 A1												PBEO	24	
11 A0	AD7/D7	AD6/D6	AD5/D5	AD4/D4	AD3/D3	AD2/D2	AD1/D1	AD0/D0	VSM	VDD	VSS	INT*	23	
	12	13	14 14	15	16	17	18	19	20	21	22			
									tie high					



#### HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1) Figure 4-3



#### 5. HARDWARE MODE

In hardware mode (BIS1 = 1, BIS0 = 1), pins 1-19, 23, 25, 31, and 44 are redefined to be used for initializing the DS2148. BPCLK (pin 31) defaults to a 16.384MHz output when in hardware mode. The RCL/LOTC (pin 25) is designated to RCL when in hardware mode. JABDS (CCR4.2) defaults to logic 0. The RHBE (CCR2.3) and THBE (CCR2.2) control bits are combined and controlled by HBE at pin 11 while the RSCLKE (CCR5.3) and TSCLKE (CCR5.2) bits are combined and controlled by SCLKE at pin 4. TCES (CCR2.1) and RCES (CCR2.0) are combined and controlled by CES at pin 12. The transmitter functions are combined and controlled by TX1 (pin 15) and TX0 (pin 14). LOOP1 (pin 17) and LOOP0 (pin 16) control the loopback functions. All other control bits default to the logic 0 setting.

#### 5.1 Register Map

#### **REGISTER MAP** Table 5-1

ACRONYM	REGISTER NAME	R/W	PARALLEL PORT MODE	SERIAL PORT MODE
				See Notes 2–5
				(msb) (lsb)
CCR1	Common Control Register 1	R/W	00h	B000 000A
CCR2	Common Control Register 2	R/W	01h	B000 001A
CCR3	Common Control Register 3	R/W	02h	B000 010A
CCR4	Common Control Register 4	R/W	03h	B000 011A
CCR5	Common Control Register 5	R/W	04h	B000 100A
CCR6	Common Control Register 6	R/W	05h	B000 101A
SR	Status Register	R	06h	B000 110A
IMR	Interrupt Mask Register	R/W	07h	B000 111A
RIR1	Receive Information Register 1	R	08h	B001 000A
RIR2	Receive Information Register 2	R	09h	B001 001A
IBCC	In-Band Code Control Register	R/W	0Ah	B001 010A
TCD1	Transmit Code Definition	R/W	0Bh	B001 011A
	Register 1			
TCD2	Transmit Code Definition	R/W	0Ch	B001 100A
	Register 2			
RUPCD1	Receive Up Code Definition	R/W	0Dh	B001 101A
	Register 1			
RUPCD2	Receive Up Code Definition	R/W	0Eh	B001 110A
	Register 2			
RDNCD1	Receive Down Code Definition	R/W	0Fh	B001 111A
	Register 1			
RDNCD2	Receive Down Code Definition	R/W	10h	B010 000A
	Register 2			
ECR1	Error Count Register 1	R	11h	B010 001A
ECR2	Error Count Register 2	R	12h	B010 010A
TEST1	Test 1	R/W	13h	B010 011A
TEST2	Test 2	R/W	14h	B010 100A
TEST2	Test 3	R/W	15h	B010 101A
_	_	—	Note 1	—

#### NOTES:

- 1) Register addresses 16h to 1Fh do not exist.
- 2) In the Serial Port Mode, the LSB is on the right hand side.
- 3) In the Serial Port Mode, data is read and written LSB first.
- 4) In the Serial Port Mode, the A bit (the LSB) determines whether the access is a read (A = 1) or a write (A = 0).
- 5) In the Serial Port Mode, the B bit (the MSB) determines whether the access is a burst access (B = 1) or a single register access (B = 0).

#### 5.2 Parallel Port Operation

When using the parallel interface on the DS2148 (BIS1 = 0) the user has the option for either multiplexed bus operation (BIS1 = 0, BIS0 = 0) or nonmultiplexed bus operation (BIS1 = 0, BIS0 = 1). The DS2148 can operate with either Intel or Motorola bus timing configurations. If the PBTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in Section 12 for more details.

#### 5.3 Serial Port Operation

Setting BIS1 = 1 and BIS0 = 0 enables the serial bus interface on the DS2148. Port read/write timing is unrelated to the system transmit and receive timing, allowing asynchronous reads or writes by the host. See Section 12 for the AC timing of the serial port. All serial port accesses are LSB first. See Figure 5-1, Figure 5-2, Figure 5-3, and Figure 5-4 for more details.


Reading or writing to the internal registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command byte specifies whether the access is a read (1) or a write (0). The next 5 bits identify the register address. Bit 7 is reserved and must be set to 0 for proper operation.

The last bit (MSB) of the address/command byte is the burst mode bit. When the burst bit is enabled (B = 1) and a READ operation is performed, addresses 0 through 15h are read sequentially, starting at address 0h. And when the burst bit is enabled and a WRITE operation is performed, addresses 0 through 16h are written sequentially, starting at address 0h. Burst operation is stopped once address 15h is read. See Figure 5-5 and Figure 5-6 for more details.

All data transfers are initiated by driving the CS\* input low. When input clock-edge select (ICES) is low, input data is latched on the rising edge of SCLK and when ICES is high, input data is latched on the falling edge of SCLK. When output clock-edge select (OCES) is low, data is output on the falling edge of SCLK and when OCES is high, data is output on the rising edge of SCLK. Data is held until the next falling or rising edge. All data transfers are terminated if the CS\* input transitions high. Port control logic is disabled and SDO is 3-stated when CS\* is high.


#### SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1 Figure 5-1

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




#### SERIAL PORT OPERATION FOR READ ACCESS MODE 2 Figure 5-2

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




#### SERIAL PORT OPERATION FOR READ ACCESS MODE 3 Figure 5-3

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




#### SERIAL PORT OPERATION FOR READ ACCESS MODE 4 Figure 5-4

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




#### SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) Figure 5-5 MODES 1 and 2

ICES = 1 (sample SDI on the falling edge of SCLK)



#### SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) Figure 5-6 MODES 3 and 4

ICES = 0 (sample SDI on the rising edge of SCLK)



#### 6. CONTROL REGISTERS

#### (MSB) (LSB) ETS NRZE **RCLA** ECUE TTOJ TTOR LOTCMC JAMUX **SYMBOL** POSITION DESCRIPTION ETS **CCR1.7** E1/T1 Select. 0 = E11 = T1NRZE **CCR1.6** NRZ Enable. 0 = Bipolar data at RPOS/RNEG and TPOS/TNEG 1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going pulse when device receives a BPV, CV, or EXZ. **RCLA CCR1.5 Receive Carrier Loss Alternate Criteria.** 0 = RCL declared upon 255 (E1) or 192 (T1) consecutive zeros 1 = RCL declared upon 2048 (E1) or 1544 (T1) consecutive zeros ECUE **CCR1.4** Error Counter Update Enable. A 0 to 1-transition forces the next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a minimum of two clocks cycles (976ns for E1 and 1296ns for T1) before reading the error count registers to allow for a proper update. See Section 6 for details. JAMUX **CCR1.3** Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) TTOJ **CCR1.2** TCLK to JACLK. Internally connects TCLK to JACLK. 0 = disabled1 = enabledTTOR **CCR1.1** TCLK to RCLK. Internally connects TCLK to RCLK. See 0 = disabled1 = enabledLOTCMC **CCR1.0** Loss Of Transmit Clock Mux Control. Determines whether the transmit logic should switch to JACLK if the TCLK input should fail to transition. 0 = do not switch to JACLK if TCLK stops 1 = switch to JACLK if TCLK stops

#### CCR1 (00H): COMMON CONTROL REGISTER 1

#### MCLK SELECTION Table 6-1

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048MHz	0	0
2.048MHz	1	1
1.544MHz	0	1

#### CCR2 (01H): COMMON CONTROL REGISTER 2

MSB)			OI DO	DUDE	TUDD	TOTO	(LSB)
P25S	N/A	SCLD	CLDS	RHBE	THBE	TCES	RCES
SYMBOL POSITION		DESCRIPTION					
P25S C		CCR2.7	Pin 25 Sel	ect. Forced to	logic 0 in har	dware mode.	
			0 = toggles high during a Receive Carrier Loss condition				
			1 = toggles	high if TCLK	does not trai	nsition for at l	east 5µs.
-		CCR2.6	0	ned. Should b			
SCLD		CCR2.5		cuit Limit Dis	able (ETS =	<b>0).</b> Controls the second seco	he 50mA
			(rms) curre				
				50mA current			
		CCD2 4		e 50mA curre		• 1 • 4	'11
CLDS		CCR2.4		ine Driver Sel	-		
				e operation of one and CCR4			
							-
			device will generate a square wave at the TTIP and TRING outputs instead of a normal waveform. When this bit is set to a				
			one and CCR4.5 = CCR4.6 = CCR4.7 $\neq$ 0, then the device will				
			force TTIP and TRING outputs to become open drain drivers				
				their normal p	1	-	
				for normal o			
				more details of	-		
RHBE		CCR2.3	Receive HDB3/B8ZS Enable.				
				HDB3 (E1)/B			
				HDB3 (E1)/E			
THBE		CCR2.2		HDB3/B8ZS			
			HDB3 $(E1)/B$				
TCES	CCR2.1			HDB3 (E1)/E		which TCLV	adaa ta
TCES		CCR2.1		Clock Edge S OS and TNEG		which ICLK	euge to
			-	TPOS and TNEO		g edge of TC	[ K
			-	TPOS and T		0 0	
RCES		CCR2.0	-	lock Edge Sel	-	-	
		2 21 2.0		OS and RNEG			
			-	RPOS and RN		edge of RCL	K
			-	RPOS and RN	-	-	

#### CCR3 (02H): COMMON CONTROL REGISTER 3 (MSB) (LSB) ATUA1 TUA1 TAOZ **TPRBSE** TLCE LIRST IBPV IBE POSITION DESCRIPTION **SYMBOL** TUA1 **CCR3.7** Transmit Unframed All Ones. The polarity of this bit is set such that the device will transmit an all ones pattern on powerup or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern is always timed off of the JACLK (See Figure 3-1). 0 = transmit all ones at TTIP and TRING 1 = transmit data normallyATUA1 **CCR3.6** Automatic Transmit Unframed All Ones. Automatically transmit an unframed all ones pattern at TTIP and TRING during a receive carrier loss (RCL) condition or a receive all ones condition. 0 = disabled1 = enabledTAOZ **CCR3.5** Transmit Alternate Ones and Zeros. Transmit a ...101010... pattern at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK (Figure 3-1). 0 = disabled1 = enabledTransmit PRBS Enable. Transmit a 2<sup>15</sup> - 1 (E1) or a 2<sup>20</sup> - 1 TPRBSE **CCR3.4** (T1) PRBS at TTIP and TRING. 0 = disabled1 = enabledTLCE **CCR3.3** Transmit Loop Code Enable. Enables the transmit side to transmit the loop up code in the Transmit Code Definition registers (TCD1 and TCD2). See Section 6 for details. 0 = disabled1 = enabledLIRST **CCR3.2** Line Interface Reset. Setting this bit from a zero to a one will initiate an internal reset that resets the clock recovery state machine and re-centers the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset. IBPV **CCR3.1 Insert BPV.** A 0 to 1 transition on this bit will cause a single BiPolar Violation (BPV) to be inserted into the transmit data stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted.. IBE

CCR3.0Insert Bit Error. A 0 to 1 transition on this bit will cause a<br/>single logic error to be inserted into the transmit data stream.<br/>This bit must be cleared and set again for a subsequent error to<br/>be inserted. See Figure 3-3.

#### 6.1 Device Power-Up And Reset

The DS2148 will reset itself upon power-up, setting all writeable registers to 00h and clearing the status and information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After the power supplies have settled following power-up, initialize all control registers to the desired settings, then toggle the LIRST bit (CCR3.2). The DS2148 can be reset at anytime to the default settings by bringing HRST\* (pin 29) low (level triggered) or by powering down and powering up again.

#### CCR4 (03H): COMMON CONTROL REGISTER 4

(MSB)	,						(LSB)
L2	L1	LO	EGL	JAS	JABDS	DJA	TPD
SYMBC	DL	POSITION	DESCRIP	TION			
L2		CCR4.7	<b>Line Build Out Select Bit 2.</b> Sets the transmitter build out (Table 9-1 for E1 and Table 9-2 for T1)				uild out
L1		CCR4.6	Line Build	<b>Out Select B</b> for E1 and Ta	it 1. Sets the	transmitter b	uild out
LO		CCR4.5	<b>Line Build Out Select Bit 0.</b> Sets the transmitter build of (Table 9-1 for E1 and Table 9-2 for T1)				uild out
EGL		CCR4.4	<b>Receive Equalizer Gain Limit.</b> This bit controls the sensitive of the receive equalizer (Table 6-2)				e sensitivity
JAS		CCR4.3	<b>Jitter Attenuator Select.</b> 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side				
JABDS	5	CCR4.2	<b>Jitter Attenuator Buffer Depth Select.</b> 0 = 128 bits				
DJA		CCR4.1	<ul> <li>1 = 32 bits (use for delay sensitive applications)</li> <li>Disable Jitter Attenuator.</li> <li>0 = jitter attenuator enabled</li> <li>1 = jitter attenuator disabled</li> </ul>				
TPD		CCR4.0	<b>Transmit</b> $0 = normal$	<b>Power-Down</b> transmitter op down the tran	peration	-states the TT	TP and

#### **RECEIVE SENSITIVITY SETTINGS** Table 6-2

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12dB (short haul)
1	0 (E1)	-43dB (long haul)
1	1 (T1)	-30dB (limited long haul)
0	1 (T1)	-36dB (long haul)

#### CCR5 (04H): COMMON CONTROL REGISTER 5 (MSB) (LSB) BPCS1 BPCS0 MM1 MM0 RT1 **RSCLKE TSCLKE** RT0 **POSITION** DESCRIPTION **SYMBOL** BPCS1 **CCR5.7** Back Plane Clock Select 1. See Table 6-3 for details. BPCS0 **CCR5.6** Back Plane Clock Select 0. See Table 6-3 for details. MM1 **CCR5.5** Monitor Mode 1. See Table 6-4. MM0 **CCR5.4** Monitor Mode 0. See Table 6-4. **RSCLKE CCR5.3 Receive Synchronization Clock Enable.** 0 =disable 2.048MHz synchronization receive mode 1 = enable 2.048MHz synchronization receive mode **TSCLKE CCR5.2 Transmit Synchronization Clock Enable.** 0 = disable 2.048MHz transmit synchronization clock 1 = enable 2.048MHz transmit synchronization clock Receive Termination 1. See Table 6-5 for details. RT1 **CCR5.1** RT0 **CCR5.0 Receive Termination 0**. See Table 6-5 for details.

#### BACK PLANE CLOCK SELECT Table 6-3

BPCS1 (CCR5.7)	BPCS0 (CCR5.6)	BPCLK FREQUENCY
0	0	16.384MHz
0	1	8.192MHz
1	0	4.096MHz
1	1	2.048MHz

#### **MONITOR GAIN SETTINGS** Table 6-4

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

#### **INTERNAL RX TERMINATION SELECT** Table 6-5

RT1	RT0	INTERNAL RECEIVE
(CCR5.1)	(CCR5.0)	<b>TERMINATION CONFIGURATION</b>
0	0	Internal receive-side termination disabled
0	1	Internal receive-side $120\Omega$ enabled
1	0	Internal receive-side $100\Omega$ enabled
1	1	Internal receive-side $75\Omega$ enabled

#### CCR6 (05H): COMMON CONTROL REGISTER 6

(MSB)							(LSB)		
LLB	RLB	ARLBE	ALB	RJAB	ECRS2	ECRS1	ECRS0		
SYMBO	SYMBOL POSITION			DESCRIPTION					
LLB CCR6.7		<ul> <li>Local Loopback. In Local Loopback (LLB), transmit data will be looped back to the receive path passing through the jitter attenuator if it is enabled. Data in the transmit path will act as normal. See DS2148 BLOCK DIAGRAM Figure 3-1 for details.</li> <li>0 = loopback disabled 1 = loopback enabled</li> </ul>							
RLB		CCR6.6	<ul> <li>Remote Loopback. In Remote Loopback (RLB), data from the clock/data recovery circuitry will be looped back transmit path passing through the jitter attenuator if enabled. Data in the receive path will act as normal whi presented at TPOS and TNEG will be ignored. See D BLOCK DIAGRAM Figure 3-1 for details.</li> <li>0 = loopback disabled</li> </ul>				ed back to the ator if it is al while data		
ARLB	E	CCR6.5	1 = loopback enabled <b>Automatic Remote Loopback Enable and Reset.</b> When this bit is set high, the device will automatically go into remote loopback when it detects loop-up code programmed into the receive loop-up code definition registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds and it will also set the RIR2.1 status bit. Once in a RLB state, it will remain in this state until it has detected the loop code programmed into the receive loop-down code definition registers (RDNCD1 and RDNCD2) for a minimum of 5 seconds at which point it will force the device out of RLB and clear RIR2.1. Toggling this bit from a 1 to a 0 can reset the automatic RLB circuitry. The action of the automatic remote loopback circuitry is logically OR'ed with the RLB (CCR6.6) control bit (i.e., either one can				into remote med into the UPCD1 and all also set the emain in this med into the DNCD1 and point it will ggling this bit circuitry. The y is logically		
ALB		CCR6.4	Analog La and TRIN The incon be ignored	LB to occur). <b>bopback.</b> In a G will be inten- ning signals, f I. The signals . See DS214 ls.	rnally connection the line, at TTIP and	cted to RTIP at RTIP and FRING will b	and RRING. RRING will be transmitted		

SYMBOL	POSITION	DESCRIPTION
RJAB	CCR6.3	<ul> <li>0 = loopback disabled</li> <li>1 = loopback enabled</li> <li>RCLK Jitter Attenuator Bypass. This control bit allows the recovered received clock and data to bypass the jitter attenuation while still allowing the BPCLK output to use the jitter attenuator. See Figure 3-1 for details.</li> <li>0 = disabled</li> <li>1 = enabled</li> </ul>
ECRS2 ECRS1 ECRS0	CCR6.2 CCR6.1 CCR6.0	Error Count Register Select 2. See Section 8.4 for details. Error Count Register Select 1. See Section 8.4 for details. Error Count Register Select 0. See Section 8.4 for details.

DS2148/Q48

#### 7. STATUS REGISTERS

There are three registers that contain information on the current real-time status of the device, status register (SR), and receive information registers 1 and 2 (RIR1/RIR2). When a particular event has occurred (or is occurring), the appropriate bit in one of these three registers will be set to a one. Some of the bits in SR, RIR1, and RIR2 are latched bits and some are real-time bits. The register descriptions below list which status bits are latched and which are real-time bits. For latched status bits, when an event or an alarm occurs the bit is set to a one and will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. Two of the latched status bits (RUA1 & RCL) will remain set after reading if the alarm is still present.

The user will always precede a read of any of the three status registers with a write. The byte written to the register will inform the DS2148 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers with a one in the bit positions to be read and a zero in the other bit positions. When a one is written to a bit location, that location will be updated with the latest information. When a zero is written to a bit position, that bit position will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to ensure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously with respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2148 with higher-order software languages.

The bits in the SR register have the unique ability to initiate a hardware interrupt via the INT\* output pin. Each of the alarms and events in the SR can be either masked or unmasked from the interrupt pin via the interrupt mask register (IMR). The interrupts caused by the RCL, RUA1, and LOTC bits in SR act differently than the interrupts caused by the other status bits in SR. The RCL, RUA1 and LOTC bits will force the INT\* pin low whenever they change state (i.e., go active or inactive). The INT\* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The other status bits in SR can force the INT\* pin low when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT\* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

#### **RECEIVED ALARM CRITERIA** Table 7-1 ALARM E1/T1 **SET CRITERIA CLEAR CRITERIA** RUA1 E1 Less than two zeros in two More than two zeros in two frames (512 bits) frames (512 bits) Over a 3ms window, five or less RUA1 T1 Over a 3ms window, six or more zeros are received zeros are received $RCL^1$ $255 (or 2048)^2$ consecutive zeros E1 In 255 bit times, at least 32 ones received are received (G.775) $RCL^1$ $192 (\text{ or } 1544)^2 \text{ consecutive zeros}$ T1 14 or more ones out of 112 are received possible bit positions are received starting with the first one received

#### NOTES:

- 1) Receive carrier loss (RCL) is also known as loss-of-signal (LOS) or Red Alarm in T1.
- 2) See CCR1.5 for details.

#### SR (06H): STATUS REGISTER

(MSB)							(LSB)	
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD	
SYMBO	DL P	OSITION	DESCRIP	ΓΙΟΝ				
LUP (latched	1)	SR.7		UPCD1 and F	<b>1.</b> Set when th RUPCD2 is be			
LDN (latched	1)	SR.6	<b>Loop Down Code Detected.</b> Set when the loop down of defined in registers RDNCD1 and RDNCD2 is being received See Section 6 for details.					
	LOTC SR.5 (real time)			<b>Loss of Transmit Clock.</b> Set when the TCLK pin has not transitioned for $5\mu$ sec ( $\pm 2\mu$ sec). Will force the LOTC pin high.				
RUA1 (latched		SR.4			<b>Ones.</b> Set will G and RTIP.			
RCL (latched	l)	SR.3			bet when a rec IP. See Table			
TCLE (real tim		SR.2	<b>Transmit Current Limit Exceeded.</b> Set when the 50mA (rms) current limiter is activated whether the current limiter is enabled or not.					
TOCD (real tim		SR.1			t Detect. Set G outputs are o			
PRBSE (real tim		SR.0	PRBS Det	ect. Set when	the receive-si dom Bit Seque	ide detects a	$2^{15}$ -1 (E1) or	

#### IMR (07H): INTERRUPT MASK REGISTER (MSB) (LSB) LUP LDN LOTC RUA1 RCL TCLE TOCD PRBSD **SYMBOL** POSITION DESCRIPTION LUP IMR.7 Loop Up Code Detected. 0 =interrupt masked 1 = interrupt enabledIMR.6 LDN Loop Down Code Detected. 0 =interrupt masked 1 = interrupt enabledLOTC IMR.5 Loss of Transmit Clock. 0 =interrupt masked 1 = interrupt enabledRUA1 IMR.4 **Receive Unframed All Ones.** 0 =interrupt masked 1 = interrupt enabledRCL **Receive Carrier Loss.** IMR.3 0 =interrupt masked 1 =interrupt enabled Transmit Current Limiter Exceeded. TCLE IMR.2 0 =interrupt masked 1 = interrupt enabledTOCD IMR.1 Transmit Open Circuit Detect. 0 =interrupt masked 1 = interrupt enabled**PRBS** Detection. PRBSD IMR.0 0 =interrupt masked 1 = interrupt enabled

# RIR1 (08H): RECEIVE INFORMATION REGISTER 1

	•
<b>(</b> M	ISB)
Z	ΖD

(MSB)	-						(LSB)		
ZD	16ZD	HBD	RCLC	RUA1C	JALT	N/A	N/A		
SYMBO	DL I	POSITION	DESCRIPTION						
ZD RIR1.7 (latched)		eight (ETS	<b>Zero Detect.</b> Set when a string of at least four $(ETS = 0)$ or eight $(ETS = 1)$ consecutive zeros (regardless of the length of the string) have been received. Will be cleared when read.						
16ZD RIR1.6 (latched)			of the length when read.						
HBD RIR1.5 (latched)			<b>HDB3/B8ZS Word Detect.</b> Set when an HDB3 (ETS = 0) or B8ZS (ETS = 1) code word is detected independent of whether the receive HDB3/B8ZS mode (CCR4.6) is enabled. Will be cleared when read. Useful for automatically setting the line coding.						
RCLC (latched		RIR1.4	<b>Receive Carrier Loss Clear.</b> Set when the RCL alarm has met the clear criteria defined in Table 7-1. Will be cleared when read.						
RUA10 (latched		RIR1.3	<b>Receive Unframed All Ones Clear.</b> Set when the unfram ones signal is no longer detected. Will be cleared when See Table 7-1.						
JALT (latched		RIR1.2	<b>Jitter Attenuator Limit Trip.</b> Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. Will be cleared when read. Useful for debugging jitter attenuation operation.						
N/A		RIR1.1	Not Assign	ed. Could be	any value wh	en read.	•		
N/A		RIR1.0	Not Assign	ed. Could be	any value wh	en read.			

RIR2 (09	H): REC	EIVE INFOF	RMATION F	REGISTER	2		
(MSB)	-						(LSB)
RL3	RL2	RL1	RL0	N/A	N/A	ARLB	SEC
SYMBO	DL	POSITION	DESCRIP	TION			
RL3 (real tim	ne)	RIR2.7	Receive Le	evel Bit 3. See	e Table 7-2.		
RL2 (real tim	,	RIR2.6	Receive Le	evel Bit 2. See	e Table 7-2.		
RL1 (real tim	,	RIR2.5	Receive Le	evel Bit 1. Se	e Table 7-2.		
RL0 (real tim	,	RIR2.4	Receive Le	evel Bit 0. See	e Table 7-2.		
N/A	,	RIR2.3	Not Assign	ned. Could be	any value wh	en read.	
N/A		RIR2.2	Not Assign	ed. Could be	any value wh	en read.	
ARLE	3	<b>RIR2.1</b>	Automatic	Remote Loo	pback Detec	ted. This bit v	vill be set to
(real tim	ne)		a one when the automatic Remote Loopback (RLB) circuitry has detected the presence of a loop up code for 5 seconds. I will remain set until the automatic RLB circuitry has detected the loop down code for 5 seconds. See Section 6 for mor details. This bit will be forced low when the automatic RLB circuitry is disabled (CCR6.5 = 0).				
SEC (latched	d)	RIR2.0		as timed by	is bit will be s the device ba		

RL3	RL2	RL1	RL0	<b>Receive Level</b>
				(dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-20.0 to -22.5
1	0	0	0	-22.5 to -25.0
1	0	0	1	-25.0 to -27.5
1	0	1	0	-27.5 to -30.0
1	0	1	1	-30.0 to -32.5
1	1	0	0	-32.5 to -35.0
1	1	0	1	-35.0 to -37.5
1	1	1	0	-37.5 to -40.0
1	1	1	1	-40.0 to -42.5

#### 8. DIAGNOSTICS

#### 8.1 In-Band Loop Code Generation and Detection

The DS2148 has the ability to generate and detect a repeating bit pattern that is from one to eight or sixteen bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD1 and TCD2) registers and select the proper length of the pattern by setting the TC0 and TC1 bits in the In-Band Code Control (IBCC) register. When generating a 1, 2, 4, 8, or 16 bit pattern both the transmit code registers (TCD1 and TCD2) must be filled with the proper code. Generation of a 1, 3, 5, or 7-bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of ...10000100001... then 80h would be loaded into TCD1 and the length would set using TC1 and TC0 in the IBCC register to 5 bits.

The DS2148 can detect two separate repeating patterns to allow for both a loop-up code and a loop-down code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD1 and RUPCD2) registers and the Receive Down Code Definition (RDNCD1 and RDNCD2) registers and the length of each pattern will be selected via the IBCC register. The DS2148 will detect repeating pattern codes with bit error rates as high as  $1 \times 10^{-2}$ . The code detector has a nominal integration period of 48ms, hence, after about 48ms of receiving either code, the proper status bit (LUP at SR.7 and LDN at SR.6) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommended that the software poll the DS2148 every 100ms to 1000ms until 5 seconds has elapsed to ensure that the code is continuously present.

	(MSB)							(LSB)
	TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
	SYMBO	DL P	OSITION	DESCRIP	TION			
	TC1		IBCC.7	Transmit	Code Length	<b>Definition B</b>	it 1. See Tab	le 8-1
	TC0		IBCC.6	Transmit Code Length Definition Bit 0. See Table 8-1				le 8-1
	RUP2		IBCC.5	<b>Receive Up Code Length Definition Bit 2.</b> See Table 8-2			ible 8-2	
	RUP1		IBCC.4	Receive U	p Code Leng	th Definition	Bit 1. See Ta	ible 8-2
	RUP0		IBCC.3	Receive U	p Code Leng	th Definition	Bit 0. See Ta	ible 8-2
	RDN2		IBCC.2	Receive Down Code Length Definition Bit 2. See Table 8-2				Table 8-2
	RDN1		IBCC.1	Receive De	own Code Le	ength Definit	ion Bit 1. See	Table 8-2
RDN0 IBCC.0			<b>Receive Down Code Length Definition Bit 0.</b> See Table 8-2					

#### IBCC (0AH): IN-BAND CODE CONTROL REGISTER

# TRANSMIT CODE LENGTH Table 8-1

TC1	ТСО	LENGTH SELECTED
0	0	5 bits
0	1	6 bits / 3 bits
1	0	7 bits
1	1	16 bits / 8 bits/4 bits / 2 bits / 1 bits

#### **RECEIVE CODE LENGTH** Table 8-2

RUP2/ RDN2	RUP1/ RDN1	RUP0/ RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	16 bits/8 bits

# TCD1 (0BH): TRANSMIT CODE DEFINITION REGISTER 1

(MSB)	,						(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBO	DL P	OSITION	DESCRIP	TION			
C7		TCD1.7	Transmit	Code Definit	ion Bit 7. Firs	st bit of the re	peating
			pattern.				
C6		TCD1.6	Transmit	Code Definit	ion Bit 6.		
C5		TCD1.5	Transmit	Code Definit	ion Bit 5.		
C4		TCD1.4	Transmit	Code Definit	ion Bit 4.		
C3		TCD1.3	Transmit	Code Definit	ion Bit 3.		
C2		TCD1.2	<b>Transmit</b> (length is se		ion Bit 2. A D	Don't Care if a	a 5-bit
C1		TCD1.1	U	Code Definit	ion Bit 1. A D	Don't Care if	a 5 or 6 bit
C0		TCD1.0	-	Code Definit	ion Bit 0. A D	Don't Care if a	a 5, 6 or 7

Т	TCD2 (0CH): TRANSMIT CODE DEFINITION REGISTER 2											
	(MSB)							(LSB)				
	C15	C14	C13	C12	C11	C10	C9	C8				
	SYMBO	DL P	OSITION	DESCRIP	TION							
	C15		TCD2.7	Transmit	Code Definit	ion Bit 15						
	C14 TCD2.6			Transmit	Code Definit	ion Bit 14						
	C13		TCD2.5	Transmit	Code Definit	ion Bit 13						
	C12		TCD2.4	Transmit	Code Definit	ion Bit 12						
	C11		TCD2.3	Transmit	Code Definit	ion Bit 11						
	C10		TCD2.2	Transmit	Code Definit	ion Bit 10						
	С9		TCD2.1	Transmit	Code Definit	ion Bit 9						
	C8		TCD2.0	Transmit	Code Definit	ion Bit 8						

# RUPCD1 (0DH): RECEIVE UP CODE DEFINITION REGISTER 1

(MSB)							(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBO	DL P	OSITION	DESCRIP	PTION			
C7	R	RUPCD1.7	<b>Receive U</b> pattern.	p Code Defin	<b>ition Bit 7.</b> F	first bit of the	repeating
C6	R	RUPCD1.6	<b>Receive U</b> length is se	<b>p</b> Code Defin elected.	ition Bit 6. A	A Don't Care	f a 1-bit
C5 RUPCD1.5 Receive Up Code Definition bit length is selected.				ition Bit 5. A	A Don't Care	f a 1 or 2	
C4 RUPCD1.4 <b>Receive Up Code Definition Bit 4.</b> A Do bit length is selected.							
C3		RUPCD1.3	Receive U bit length i	<b>p</b> Code Defin is selected.	ition Bit 3. A	A Don't Care	f a 1 to 4
C2	R	RUPCD1.2	Receive U bit length i	<b>p</b> Code Defin is selected.	ition Bit 2. A	A Don't Care	f a 1 to 5
C1	R	RUPCD1.1	<b>Receive U</b> bit length i	<b>p</b> Code Defin is selected.	ition Bit 1. A	A Don't Care	if a 1 to 6
C0	R	CUPCD1.0	<b>Receive U</b> bit length i	<b>p</b> Code Defin is selected.	ition Bit 0. A	A Don't Care	if a 1 to 7

RUPCD2 (0EH): RECEIVE UP CODE DEFINITION REGISTER 2									
(MSB)							(LSB)		
C15	C14	C13	C12	C11	C10	C9	C8		
SYMBO	DL P	OSITION	DESCRIP	TION					
C15	R	RUPCD2.7	Receive U	p Code Defin	ition Bit 15				
C14	R	RUPCD2.6	Receive U	p Code Defin	ition Bit 14				
C13	R	RUPCD2.5	Receive U	p Code Defin	ition Bit 13				
C12	R	RUPCD2.4	Receive U	p Code Defin	ition Bit 12				
C11	R	RUPCD2.3	Receive U	p Code Defin	ition Bit 11				
C10	R	RUPCD2.2	Receive U	p Code Defin	ition Bit 10				
С9	R	RUPCD2.1	Receive U	p Code Defin	ition Bit 9				
C8	R	RUPCD2.0	Receive U	p Code Defin	ition Bit 8				

# **RDNCD1 (0FH): RECEIVE DOWN CODE DEFINITION REGISTER 1**

(MSB)							(LSB)			
C7	C6 C5		C4	C3	C2	C1	C0			
SYMBO	)L P	OSITION	DESCRIP	TION						
C7	R	DNCD1.7	<b>Receive D</b>	own Code De	efinition Bit 7	7. First bit of	the			
			repeating p							
C6	R	DNCD1.6		own Code De	efinition Bit 6	6. A Don't Ca	re if a 1-bit			
<b></b>			length is se							
C5	R	DNCD1.5	<b>Receive Down Code Definition Bit 5.</b> A Don't Care if a 1 or							
C4	R	DNCD1.4	2 bit length is selected. <b>Receive Down Code Definition Bit 4.</b> A Don't Care if a 1 to 3							
C4	IN	DICD1.4	bit length i							
C3	R	DNCD1.3	•	own Code De	efinition Bit 3	<b>3.</b> A Don't Ca	re if a 1 to 4			
			bit length i	s selected.						
C2	R	DNCD1.2	<b>Receive D</b>	own Code De	efinition Bit 2	. A Don't Ca	re if a 1 to 5			
			bit length i							
C1	R	DNCD1.1		own Code De	efinition Bit 1	I. A Don't Ca	re if a 1 to 6			
C			bit length i							
C0	R	DNCD1.0	Receive D bit length i	own Code De	efinition Bit (	<b>).</b> A Don't Ca	re if a 1 to 7			

DNCD2	2 (10H): F	RECEIVE DO	OWN COD	E DEFINIT	ION REGI	STER 2	
(MSB)	<b>、</b>						(LSB)
C15	C14	C13	C12	C11	C10	C9	C8
SYMBO	OL	POSITION	DESCRIP	TION			
C15		RDNCD2.7	Receive D	own Code De	efinition Bit 1	5	
C14		RDNCD2.6	Receive D	own Code De	finition Bit 1	4	
C13		RDNCD2.5	Receive D	own Code De	efinition Bit 1	3	
C12		RDNCD2.4	Receive D	own Code De	efinition Bit 1	2	
C11		RDNCD2.3	Receive D	own Code De	finition Bit 1	1	
C10		RDNCD2.2	Receive D	own Code De	efinition Bit 1	0	
С9		RDNCD2.1	Receive D	own Code De	efinition Bit 9		
C8		RDNCD2.0	Receive D	own Code De	efinition Bit 8		

#### 8.2 Loopbacks

#### 8.2.1 Remote Loopback (RLB)

When RLB (CCR6.6) is enabled, the DS2148 is placed into remote loopback. In this loopback, data from the clock/data recovery state machine will be looped back to the transmit path passing through the jitter attenuator if it is enabled. The data at the RPOS and RNEG pins will be valid while data presented at TPOS and TNEG will be ignored (Figure 3-1).

If the Automatic Remote Loop Back Enable (CCR6.5) is set to a one, the DS2148 will automatically go into remote loop back when it detects the loop up code programmed in the Receive Up Code Definition Registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds. When the DS2148 detects the loop down code programmed in the Receive Loop Down Code Definition registers (RDNCD1 and RDNCD2) for a minimum of 5 seconds, the DS2148 will come out of remote loop back. Setting ARLBE to a zero also can disable the ARLB.

#### 8.2.2 Local Loopback (LLB)

When LLB (CCR6.7) is set to a one, the DS2148 is placed into local loopback. In this loopback, data on the transmit-side will continue to be transmitted as normal. TCLK and TPOS/TNEG will pass through the jitter attenuator (if enabled) and be output at RCLK and RPOS/RNEG. Incoming data from the line at RTIP and RRING will be ignored. If Transmit Unframed All Ones (CCR3.7) is set to a one while in LLB, TTIP and TRING will transmit all ones while TCLK and TPOS/TNEG will be looped back to RCLK and RPOS/RNEG (Figure 3-1).

#### 8.2.3 Analog Loopback (LLB)

Setting ALB (CCR6.4) to a one puts the DS2148 in Analog Loop Back. Signals at TTIP and TRING will be internally connected to RTIP and RRING. The incoming signals at RTIP and RRING will be ignored. The signals at TTIP and TRING will be transmitted as normal. (See Figure 3-1.)

#### 8.2.4 Dual Loopback (DLB)

Setting both CCR6.7 and CCR6.6 to a one, LLB and RLB respectively, puts the DS2148 into dual loopback operation. The TCLK and TPOS/TNEG signals will be looped back through the jitter attenuator (if enabled) and output at RCLK and RPOS/RNEG. Clock and data recovered from RTIP and RRING will be looped back to the transmit-side and output at TTIP and TRING. This mode of operation is not available when implementing hardware operation. (See Figure 3-1.)

#### 8.3 **PRBS Generation and Detection**

Setting TPRBSE (CCR3.4) = 1 enables the DS2148 to transmit a  $2^{15}$ -1 (E1) or a  $2^{20}$ -1 (T1) Pseudo Random Bit Sequence (PRBS) depending on the ETS bit setting in CCR1.7. The receive-side of the DS2148 will always search for these PRBS patterns independent of CCR3.4. The PRBS Bit Error Output (PBEO) will remain high until the receiver has synchronized to one of the two patterns (64 bits received without an error) at which time PBEO will go low and the PRBSD bit in the status register (SR) will be set. Once synchronized, any bit errors received will cause a positive going pulse at PBEO, synchronous with RCLK. This output can be used with external circuitry to keep track of bit error rates during the PRBS testing. Setting CCR6.0 (ECRS) = 1 will allow the PRBS errors to be accumulated in the 16-bit counter in registers ECR1 and ECR2. The PRBS synchronizer will remain in sync until it experiences 6 bit errors or more within a 64 bit span. Both PRBS patterns comply with the ITU-T O.151 specifications.

#### 8.4 Error Counter

Error Count Register 1 (ECR1) is the most significant word and ECR2 is the least significant word of a user-selectable 16-bit counter that records incoming errors including BiPolar Violations (BPV), Code Violations (CV), Excessive Zero violations (EXZ) and/or PRBS Errors. See Table 8-3 and Table 8-4 and Figure 3-2 for details.

ERROR	E1 OR T1	DEFINITION OF RECEIVED ERRORS
BPV	E1/T1	Two consecutive marks with the same polarity. Will ignore BPVs due to
		HDB3 and B8ZS zero suppression when $CCR2.3 = 0$ . Typically used with
		AMI coding (CCR2.3 = 1). ITU-T O.161.
CV	E1	When HDB3 is enabled (CCR2.3 = 0) and the receiver detects two
		consecutive BPVs with the same polarity. ITU-T O.161.
EXZ	E1	When four or more consecutive zeros are detected.
EXZ	T1	When receiving AMI coded signals ( $CCR2.3 = 1$ ), detection of 16 or more
		zeros or a BPV. ANSI T1.403 1999.
		When receiving B8ZS coded signals ( $CCR2.3 = 0$ ), detection of 8 or more
		zeros or a BPV. ANSI T1.403 1999.
PRBS	E1/T1	A bit error in a received PRBS pattern. See Section 8.3 for details.
		ITU-T O.151.

#### **DEFINITION OF RECEIVED ERRORS** Table 8-3

E1 or T1	ECRS2	ECRS1	ECRS0	RHBE	FUNCTION OF ECR
(CCR1.7)	(CCR6.2)	(CCR6.1)	(CCR6.0)	(CCR2.3)	COUNTERS/RNEG <sup>1</sup>
0	0	0	0	Х	CVs
0	0	0	1	Х	BPVs (HDB3 code words not counted)
0	0	1	0	Х	CVs + EXZs
0	0	1	1	Х	BPVs + EXZs
1	0	Х	0	0	BPVs (B8ZS code words not counted)
1	0	Х	1	0	BPVs + 8 EXZs
1	0	Х	0	1	BPVs
1	0	X	1	1	BPVs + 16 EXZs
Х	1	X	Х	Х	PRBS Errors <sup>2</sup>

#### FUNCTION OF ECRS BITS AND RNEG PIN Table 8-4

#### NOTES:

- 1) RNEG outputs error data only when in NRZ mode (CCR1.6 = 1).
- 2) PRBS errors will always be output at PBEO independent of ECR control bits and NRZ mode and will not be present at RNEG.

#### 8.4.1 Error Counter Update

A transition of the ECUE (CCR1.4) control bit from 0 to 1 will update the ECR registers with the current values and reset the counters. ECUE must be set back to zero and another 0 to 1 transition must occur for subsequent reads/resets of the ECR registers. Note that the DS2148 can report errors at RNEG when in NRZ mode (CCR1.6 = 1) by outputting a pulse for each error occurrence. The counter saturates at 65,535 and will not rollover.

# ECR1 (11H): UPPER ERROR COUNT REGISTER 1 ECR2 (12H): LOWER ERROR COUNT REGISTER 2

(MSB)							(LSB)	
E15	E14	E13	E12	E11	E10	E9	E8	ECR1
E7	E6	E5	E4	E3	E2	E1	E0	ECR2
SYMB	SYMBOL POSITION DESCRIPTION							
E15	5	ECR1.7	MSB	6 of the 16-b	oit error cou	unt		
E0		ECR2.0	LSB	of the 16-b	it error cou	nt		

### 8.5 Error Insertion

When IBPV (CCR3.1) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion. See for details on the insertion of the BPV into the datastream.

When IBE (CCR3.0) is transitioned from a zero to a one, the device will insert a logic error. IBE must be cleared and set again for another logic error insertion. See for details on the insertion of the logic error into the datastream.

#### 9. ANALOG INTERFACE

#### 9.1 Receiver

The DS2148 contains a digital clock recovery system. The DS2148 couples to the receive E1 or T1 twisted pair (or coaxial cable in  $75\Omega$  E1 applications) via a 1:1 transformer. See Table 9-3 or transformer details. Figure 9-1, Figure 9-2, and Figure 9-3 along with Table 9-1 and Table 9-2 show the receive termination requirements. The DS2148 has the option of using internal termination resistors.

The DS2148 is designed to be fully software-selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the DS2148 for 75 $\Omega$ , 100 $\Omega$ , or 120 $\Omega$  receive termination by setting the RT1 (CCR5.1) and RT0 (CCR5.0) bits. When using the internal termination feature, the Rr resistors should be 60 $\Omega$  each (Figure 9-1). If external termination is required, RT1 and RT0 should be set to 0 and both Rr resistors in Figure 9-1 will need to be 37.5 $\Omega$ , 50 $\Omega$ , or 60 $\Omega$  each depending on the line impedance.

The resultant E1 or T1 clock derived from the 2.048/1.544 PLL (JACLK in Figure 3-1) is internally multiplied by 16 via another internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler, which is used to recover the clock and data. This oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in Figure 9-.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. When no signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be derived from the JACLK source (Figure 3-1). If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. See the Receive AC Timing Characteristics in Section 12 for more details.

The receive-side circuitry also contains a clock synthesizer which outputs a user configurable clock (up to 16.384MHz) synthesized to RCLK at BPCLK (pin 31). See Table 6-3 for details on output clock frequencies at BPCLK. In hardware mode, BPCLK defaults to a 16.384MHz output.

The DS2148 has a bypass mode for the receive side clock and data. This allows the BPCLK to be derived from RCLK after the jitter attenuator while the clock and data presented at RCLK, RPOS, and RNEG go unaltered. This is intended for applications where the receive side jitter attenuation will be done after the LIU. Setting RJAB (CCR6.3) to a logic 1 will enable the bypass. Be sure that the jitter attenuator is in the receive path (CCR4.3 = 0). See Figure 3-1 for details.

The DS2148 will report the signal strength at RTIP and RRING in 2.5dB increments via RL3-RL0 located in the Receive Information Register 2. This feature is helpful when trouble shooting line performance problems. See Table 7-2 for details.

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS2148 can be programmed to support these applications via the Monitor Mode control bits MM1 and MM0. When the monitor modes are enabled, the receiver will tolerate normal line loss up to –6dB. See Table 6-4 for details.

#### 9.2 Transmitter

The DS2148 uses a set of laser-trimmed delay lines along with a precision digital-to-analog converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS2148 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (CCR1.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in Common Control Register 4 for the appropriate application. See Table 9-1 and Table 9-2 for the proper L2/L1/L0 settings.

A 2.048MHz or 1.544MHz TTL clock is required at TCLK for transmitting data at TPOS and TNEG. ITU specification G.703 requires an accuracy of  $\pm$ 50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of  $\pm$ 32ppm for T1 interfaces. The clock can be sourced internally by RCLK or JACLK. See CCR1.2, CCR1.1, CCR1.0, and Figure 3.3 for details. Because of the nature of the DS2148 transmitter design, very little jitter (less than 0.005 UIpp broadband from 10Hz to 100kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS2148 couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:1.36 step-up transformer. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in Table 9-3.

The DS2148 has automatic short-circuit limiter that limits the source current to 50mA (rms) into a 1 $\Omega$  load. This feature can be disabled by setting the SCLD bit (CCR2.5) = 1. When the current limiter is activated, TCLE (SR.2) will be set even if short circuit limiter is disabled. The TPD bit (CCR4.0) will power-down the transmit line driver and 3-state the TTIP and TRING pins. The DS2148 also can detect when the TTIP or TRING outputs are open-circuited. When an open circuit is detected, TOCD (SR.1) will be set.

#### 9.3 Jitter Attenuator

The DS2148 contains an onboard jitter attenuator that can be set to a depth of either 32 bits or 128 bits via the JABDS bit (CCR4.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (CCR4.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (CCR4.1). In order for the jitter attenuator to operate properly, a 2.048MHz or 1.544MHz clock must be applied at MCLK. ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. There is an onboard PLL for the jitter attenuator, which will convert the 2.048MHz clock to a 1.544MHz rate for T1 applications. Setting JAMUX (CCR1.3) to a logic 0 bypasses this PLL. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitter free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS2148 will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the jitter attenuator limit trip (JALT) bit in the receive information register 1 (RIR1).

#### 9.4 G.703 Synchronization Signal

The DS2148 is capable of receiving a 2.048MHz square-wave synchronization clock as specified in section 10 of ITU G.703. To use the DS2148 in this mode, set the receive synchronization clock enable (CCR5.3) = 1. The DS2148 can also transmit the 2.048MHz square-wave synchronization clock as specified in Section 10 of G.703. To transmit the 2.048MHz clock, set the transmit synchronization clock enable (CCR5.2) = 1.

#### LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0) Table 9-1

L2	L1	LO	V <sub>DD</sub>	APPLICATION	Ν	<b>RETURN LOSS</b>	Rt
0	0	0	5V	$75\Omega$ normal	1:1.36	NM	0Ω
0	0	1	5V	$120\Omega$ normal	1:1.36	NM	0Ω
1	0	0	5V	$75\Omega$ w/ high return loss	1:1.36	21 dB	18Ω
1	0	1	5V	$120\Omega$ w/ high return loss	1:1.36	21 dB	27Ω

**Note:** See Figure 9-1, Figure 9-2, and Figure 9-3.

#### LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1) Table 9-2


L2	L1	LO	V <sub>DD</sub>	APPLICATION	Ν	<b>RETURN LOSS</b>	Rt
0	0	0	5V	DSX-1 (0 to 133 feet) /	1:1.36	NM	0Ω
				0 DB CSU			
0	0	1	5V	DSX-1 (133 to 266 feet)	1:1.36	NM	0Ω
0	1	0	5V	DSX-1 (266 to 399 feet)	1:1.36	NM	0Ω
0	1	1	5V	DSX-1 (399 to 533 feet)	1:1.36	NM	0Ω
1	0	0	5V	DSX-1 (533 to 655 feet)	1:1.36	NM	0Ω
1	0	1	5V	-7.5dB CSU	1:1.36	NM	0Ω
1	1	0	5V	-15dB CSU	1:1.36	NM	0Ω
1	1	1	5V	-22.5dB CSU	1:1.36	NM	0Ω

Note: See Figure 9-1, Figure 9-2, and Figure 9-3.

# TRANSFORMER SPECIFICATIONS FOR 5V OPERATION Table 9-3


SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 5V Applications	1:1(receive) and 1:1.36(transmit) $\pm 2\%$
Primary Inductance	600μH minimum
Leakage Inductance	1.0μH maximum
Interwinding Capacitance	40pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	$1.2\Omega$ maximum
Secondary	1.2Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	$1.2\Omega$ maximum

#### **BASIC INTERFACE** Figure 9-1




- 1) All resistor values are  $\pm 1\%$ .
- 2) In E1 applications, the Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 3) The Rr resistors should be set to  $60\Omega$  each if the internal receive-side termination feature is enabled. When this feature is disabled, Rr =  $37.5\Omega$  for  $75\Omega$ ,  $60\Omega$  for  $120\Omega$  E1 systems, or  $50\Omega$  for  $100\Omega$  T1 lines.
- 4) See Table 9-1 and Table 9-2 for the appropriate transmit transformer turns ratio (N).

#### **PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION** Figure 9-2




- 1) All resistor values are  $\pm 1\%$ .
- 2)  $C1 = C2 = 0.1 \mu F.$
- 3) S is a 6V transient suppresser.
- 4) D1 to D8 are Schottky diodes.
- 5) The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6) Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then the  $60\Omega$  receive termination resistance must be adjusted to match the line impedance.
- 7) The Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 8) The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation.
- 9) The  $68\mu$ F is used to keep the local power plane potential within tolerance during a surge.

#### **PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION** Figure 9-3




- 1) All resistor values are  $\pm 1\%$ .
- 2)  $C1 = 0.1 \mu F.$
- 3) S is a 6V transient suppresser.
- 4) D1 to D4 are Schottky diodes.
- 5) The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6) Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then Rr must be adjusted to match the line impedance.
- 7)  $Rr = 37.5\Omega$  for 75 $\Omega$ , 60 $\Omega$  for 120 $\Omega$  E1 systems, or 50 $\Omega$  for 100 $\Omega$  T1 lines.
- 8) The Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 9) The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation.
- 10) The  $68\mu$ F is used to keep the local power plane potential within tolerance during a surge.


# E1 TRANSMIT PULSE TEMPLATE Figure 9-4




# T1 TRANSMIT PULSE TEMPLATE Figure 9-5



# JITTER TOLERANCE Figure 9-6



**JITTER ATTENUATION** Figure 9-7



# 10. DS21Q48 QUAD LIU

The DS21Q48 is a quad version of the DS2148G utilizing CABGA on carrier packaging technology. The four LIUs are controlled via the parallel port mode. Serial and hardware modes are unavailable in this package.

DSZIQ40 PIN ASSIGNIVIENT TADIE 10-1									
DS21Q48	I/O	PARALLEL							
PIN#		PORT MODE							
J1	Ι	Connect to V <sub>SS</sub>							
K3	Ι	Connect to V <sub>SS</sub>							
J2	Ι	RD*(DS*)							
H1	Ι	WR*(R/W*)							
K2	Ι	ALE(AS)							
K1	I/O	A4							
L1	Ι	A3							
H11	Ι	A2							
H12	Ι	A1							
G12	Ι	A0							
J10	I/O	D7/AD7							
H10	I/O	D6/AD6							
G11	I/O	D5/AD5							
J9	I/O	D4/AD4							
E3	I/O	D3/AD3							
D4	I/O	D2/AD2							
F3	I/O	D1/AD1							
D5	I/O	D0/AD0							
G4	Ι	VSM							
K9	I/O	INT*							
K7	Ι	TEST							
L9	Ι	HRST*							
J6	Ι	MCLK							
L7	Ι	BIS0							
M8	Ι	BIS1							
M12	Ι	PBTS							
J3	Ι	CS*1							
D3	Ι	CS*2							
D10	Ι	CS*3							
K10	Ι	CS*4							
K5	0	PBEO1							
G3	0	PBEO2							
E10	0	PBEO3							
K8	0	PBEO4							
L6	0	RCL/LOTC1							
D7	0	RCL/LOTC2							
F9	0	RCL/LOTC3							
	-								

#### DS21Q48 PIN ASSIGNMENT Table 10-1

DS21Q48 PIN#	I/O	PARALLEL PORT MODE	
J7	0	RCL/LOTC4	
A1	Ι	RTIP1	
A4	Ι	RTIP2	
A7	Ι	RTIP3	
A10	Ι	RTIP4	
B2	Ι	RRING1	
B5	Ι	RRING2	
B8	Ι	RRING3	Ť
B11	Ι	RRING4	
H4	0	BPCLK1	
D6	0	BPCLK2	
F10	0	BPCLK3	
L8	0	BPCLK4	
A2	0	TTIP1	
A5	0	TTIP2	
A8	0	TTIP3	
A11	0	TTIP4	
B3	0	TRING1	
B6	0	TRING2	
B9	0	TRING3	
B12	0	TRING4	
K4	0	RPOS1	
E1	0	RPOS2	
D11	0	RPOS3	
K11	0	RPOS4	
G2	0	RNEG1	
E2	0	RNEG2	
F11	0	RNEG3	
M10	0	RNEG4	Τ
H3	0	RCLK1	Τ
F1	0	RCLK2	
E11	0	RCLK3	
L11	0	RCLK4	
G1	Ι	TPOS1	
F2	Ι	TPOS2	
E12	Ι	TPOS3	
M11	Ι	TPOS4	
H2	Ι	TNEG1	
M1	Ι	TNEG2	
D12	Ι	TNEG3	
K12	Ι	TNEG4	
M2	Ι	TCLK1	
L2	Ι	TCLK2	
F12	Ι	TCLK3	
L12	Ι	TCLK4	

DS21Q48 PIN#	I/O	PARALLEL PORT MODE
J5	_	V <sub>DD1</sub>
D2	-	V <sub>DD2</sub>
G9	-	V <sub>DD3</sub>
M9	-	V <sub>DD4</sub>
L5	-	V <sub>DD1</sub>
E4	-	V <sub>DD2</sub>
D8	-	V <sub>DD3</sub>
J8	-	V <sub>DD4</sub>
J4	-	$V_{SS1}$
D1	-	V <sub>SS2</sub>
E9	-	V <sub>SS3</sub>
L10	-	V <sub>SS4</sub>
M4	-	V <sub>SS1</sub>
F4	-	V <sub>SS2</sub>
D9	-	V <sub>SS3</sub>
H9	-	$V_{SS4}$

# BGA 12 x 12 PIN LAYOUT Figure 10-1

	1	2	3	4	5	6	7	8	9	10	11	12
A	RTIP 1	TTIP 1	NC	RTIP 2	TTIP 2	NC	RTIP 3	TTIP 3	NC	RTIP 4	TTIP 4	NC
В	NC	RRING 1	TRING 1	NC	RRING 2	TRING 2	NC	RRING 3	TRING 3	NC	RRING 4	TRING 4
с	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
D	VSS 2	VDD 2	CS* 2	D2/ AD2	D0/ AD0	BPCLK 2	RCL/ LOTC2	VDD 3	VSS 3	CS* 3	RPOS 3	TNEG 3
E	RPOS 2	RNEG 2	D3/ AD3	VDD 2	NC	NC	NC	NC	VSS 3	PEBO 3	RCLK 3	TPOS 3
F	RCLK 2	TPOS 2	D1/ AD1	VSS 2	NC	NC	NC	NC	RCL/ LOTC3	BPCLK 3	RNEG 3	TCLK 3
G	TPOS 1	RNEG 1	PEBO 2	VSM	NC	NC	NC	NC	VDD 3	NC	D5/ AD5	A0
н	WR* (R/W*)	TNEG 1	RCLK 1	BPCLK 1	NC	NC	NC	NC	VSS 4	D6/ AD6	A2	A1
J	See Note 2	RD* (DS*)	CS* 1	VSS 1	VDD 1	MCLK	RCL/ LOTC4	VDD 4	D4/ AD4	D7/ AD7	NC	NC
к	A4	ALE (AS)	See Note 2	RPOS 1	PEBO 1	NC	TEST	PEBO 4	INT*	CS* 4	RPOS 4	TNEG 4
L	A3	TCLK 2	NC	NC	VDD 1	RCL/ LOTC1	BIS0	BPCLK 4	HRST*	VSS 4	RCLK 4	TCLK 4
М	TNEG 2	TCLK 1	NC	VSS 1	NC	NC	NC	BIS1	VDD 4	RNEG 4	TPOS 4	PBTS

### NOTES:

1) Shaded areas are signals common to all four devices.

2) Connect to  $V_{SS}$ .

 $(T_{*} = +25^{\circ}C)$ 

# 11. DC CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage Range on Any Pin Relative to Ground Operating Temperature Range for DS2148TN Storage Temperature Range -1.0V to +6.0V -40°C to +85°C See J-STD-020A specification

\* This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.

RECOMMENDED DC OPERATING CONDITIONS						(-40°C to +85°C)		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Logic 1	$V_{IH}$	2.0		5.5	V			
Logic 0	V <sub>IL</sub>	-0.3		+0.8	V			
Supply for 5V Operation	V <sub>DD</sub>	4.75	5	5.25	V	1		

#### CAPACITANCE

					('A	.200)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5		pF	
Output Capacitance	C <sub>OUT</sub>		7		pF	

#### **DC CHARACTERISTICS**

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{DD} = 5.0\text{V} \pm 5\%)$ 

						$0.01 \pm 0.00$
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage	I <sub>IL</sub>	-1.0		+1.0	μA	3
Output Leakage	I <sub>LO</sub>			1.0	μA	4
Output Current (2.4V)	I <sub>OH</sub>	-1.0			mA	
Output Current (0.4V)	I <sub>OL</sub>	+4.0			mA	
Supply Current	I <sub>DD</sub>	-	95	125	MA	2, 5

# NOTES:

- 1) Applies to  $V_{DD}$ .
- 2) TCLK = MCLK = 2.048MHz.

3)  $0.0V < V_{IN} < V_{DD}$ .

4) Applied to INT\* when 3-stated.

5) Power dissipation with TTIP and TRING driving a  $30\Omega$  load, for an all one's data density.

THERMAL CHARACTERISTICS OF DS21Q48 BGA PACKAGE								
PARAMETER	MIN	ТҮР	MAX	NOTES				
Ambient Temperature	-40°C	-	+85°C	1				
Junction Temperature	-	-	+125°C					
Theta-JA ( $\theta_{JA}$ ) in Still Air	-	+24°C/W	-	2				
Theta-JC ( $\theta_{JC}$ ) in Still Air	-	+4.1°C/W	-	3				

#### \_\_\_\_

# NOTES:

- 1) The package is mounted on a four-layer JEDEC-standard test board.
- 2) Theta-JA ( $\theta_{IA}$ ) is the junction to ambient thermal resistance, when the package is mounted on a fourlayer JEDEC-standard test board.
- 3) While Theta-JC ( $\theta_{\rm JC}$ ) is commonly used as the thermal parameter that provides a correlation between the junction temperature (T<sub>i</sub>) and the average temperature on top center of four of the chip-scale BGA packages  $(T_C)$ , the proper term is Psi-JT. It is defined by:

 $(T_J - T_C)$  / overall package power

The method of measurement of the thermal parameters is defined in EIA/JEDEC-standard document EIA-JESD51-2.

#### THETA-JA ( $\theta_{JA}$ ) VERSUS AIRFLOW

FORCED AIR (m/s)	<b>THETA-JA</b> ( $\theta_{JA}$ )
0	24°C/W
1	21°C/W
2.5	19°C/W


# 12. AC CHARACTERISTICS

## AC CHARACTERISTICS—MULTIPLEXED PARALLEL PORT


(BIS1 = 0, BIS0 = 0)	(-40°C to +85°C; $V_{DD}$ = 5.0V ± 5%)					
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Cycle Time	t <sub>CYC</sub>	200			ns	
Pulse Width, DS Low or RD*	$PW_{EL}$	100			ns	
High						
Pulse Width, DS High or RD*	$PW_{EH}$	100			ns	
Low						
Input Rise/Fall times	$t_R, t_F$			20	ns	
R/W* Hold Time	t <sub>RWH</sub>	10			ns	
R/W* Setup Time Before DS	t <sub>RWS</sub>	50			ns	
High						
CS* Setup Time Before DS,	t <sub>CS</sub>	20			ns	
WR* or RD* Active						
CS* Hold Time	t <sub>CH</sub>	0			ns	
Read Data Hold Time	t <sub>DHR</sub>	10		50	ns	
Write Data Hold Time	t <sub>DHW</sub>	0			ns	
Muxed Address Valid to AS	t <sub>ASL</sub>	15			ns	
or ALE Fall						
Muxed Address Hold Time	t <sub>AHL</sub>	10			ns	
Delay Time DS, WR* or RD*	t <sub>ASD</sub>	20			ns	
to AS or ALE Rise						
Pulse Width AS or ALE High	PW <sub>ASH</sub>	30			ns	
Delay Time, AS or ALE to	t <sub>ASED</sub>	10			ns	
DS, WR* or RD*						
Output Data Delay Time	t <sub>DDR</sub>	20		80	ns	
From DS or RD*						
Data Setup Time	t <sub>DSW</sub>	50			ns	

See Figure 12-1, Figure 12-2, Figure 12-3


# INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0) Figure 12-1



INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0) Figure 12-2



# MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0) Figure 12-3




# AC CHARACTERISTICS—NONMULTIPLEXED PARALLEL PORT


(BIS1 = 0, BIS0 = 1)		(-40°C to	o +85°C;	V <sub>DD</sub> = 5.	0V ± 5%)	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time for A0 to A4, Valid	t1	0			ns	
to CS* Active						
Setup Time for CS* Active to	t2	0			ns	
Either RD*, WR*, or DS*						
Active						
Delay Time From Either RD*	t3			75	ns	
or DS* Active to Data Valid						
Hold Time From Either RD*,	t4	0			ns	
WR*, or DS* Inactive to CS*						
Inactive						
Hold Time From CS* Inactive	t5	5		20	ns	
to Data Bus 3-State						
Wait Time From Either WR* or	t6	75			ns	
DS* Active to Latch Data						
Data Setup Time To Either	t7	10			ns	
WR* or DS* Inactive						
Data Hold Time From Either	t8	10			ns	
WR* or DS* Inactive						
Address Hold From Either WR*	t9	10			ns	
or DS* Inactive						

See Figure 12-4, Figure 12-5, Figure 12-6, and Figure 12-7


# INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1) Figure 12-4




#### INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1) Figure 12-5



# MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1) Figure 12-6



MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1) Figure 12-7




# AC CHARACTERISTICS—SERIAL PORT

$(-40^{\circ}\text{C to }+85^{\circ}\text{C}; V_{\text{DD}}=5.0\text{V}\pm5\%)$						
SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
t <sub>CSS</sub>	50			ns		
t <sub>SSS</sub>	50			ns		
t <sub>SSH</sub>	50			ns		
t <sub>SLH</sub>	200			ns		
t <sub>SRF</sub>			50	ns		
t <sub>LSC</sub>	50			ns		
t <sub>CM</sub>	250			ns		
t <sub>SSV</sub>			50	ns		
t <sub>SSH</sub>		100		ns		
t <sub>CSH</sub>		100		ns		
	t <sub>CSS</sub> t <sub>SSS</sub> t <sub>SSH</sub> t <sub>SLH</sub> t <sub>SRF</sub> t <sub>LSC</sub> t <sub>CM</sub> t <sub>SSV</sub> t <sub>SSH</sub>	$\begin{array}{c c} t_{CSS} & 50 \\ \hline t_{SSS} & 50 \\ \hline t_{SSH} & 50 \\ \hline t_{SLH} & 200 \\ \hline t_{SRF} \\ \hline t_{LSC} & 50 \\ \hline t_{CM} & 250 \\ \hline t_{SSV} \\ \hline t_{SSH} \\ \hline \end{array}$	$\begin{array}{ c c c c } SYMBOL & MIN & TYP \\ \hline t_{CSS} & 50 & & \\ \hline t_{SSS} & 50 & & \\ \hline t_{SSH} & 50 & & \\ \hline t_{SLH} & 200 & & \\ \hline t_{SRF} & & & \\ \hline t_{LSC} & 50 & & \\ \hline t_{CM} & 250 & & \\ \hline t_{SSV} & & & \\ \hline t_{SSH} & 100 & \\ \hline \end{array}$	$\begin{array}{ c c c c c } SYMBOL & MIN & TYP & MAX \\ \hline t_{CSS} & 50 & & & \\ \hline t_{SSS} & 50 & & & \\ \hline t_{SSH} & 50 & & & \\ \hline t_{SLH} & 200 & & & \\ \hline t_{SRF} & & & 50 \\ \hline t_{LSC} & 50 & & & \\ \hline t_{CM} & 250 & & & \\ \hline t_{SSV} & & & 50 \\ \hline t_{SSH} & 100 & & \\ \hline \end{array}$	$\begin{array}{ c c c c c } SYMBOL & MIN & TYP & MAX & UNITS \\ \hline t_{CSS} & 50 & & & ns \\ t_{SSS} & 50 & & & ns \\ t_{SSS} & 50 & & & ns \\ t_{SSH} & 50 & & & ns \\ t_{SLH} & 200 & & & ns \\ t_{SRF} & & 50 & ns \\ t_{LSC} & 50 & & & ns \\ t_{CM} & 250 & & & ns \\ t_{SSV} & & & 50 & ns \\ t_{SSH} & 100 & & ns \\ \hline \end{array}$	

See Figure 12-8

# SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0) Figure 12-8



- 1) OCES =1 and ICES = 0.
- 2) OCES = 0 and ICES = 1.


AC CHARACTERISTICS-	SIDE	$(-40^{\circ}\text{C to }+85^{\circ}\text{C}; \text{V}_{\text{DD}} = 5.0\text{V} \pm 5\%)$				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
RCLK Period	t <sub>CP</sub>		488		ns	1
			648		ns	2
RCLK Pulse Width	t <sub>CH</sub>	200			ns	3
	t <sub>CL</sub>	200			ns	3
RCLK Pulse Width	t <sub>CH</sub>	150			ns	4
	t <sub>CL</sub>	150			ns	4
Delay RCLK to RPOS, RNEG,	t <sub>DD</sub>			50	ns	
PBEO, RBPV Valid						

## . . . . .

# NOTES:

- 1) E1 Mode.
- 2) T1 or J1 Mode.
- 3) Jitter attenuator enabled in the receive path.
- 4) Jitter attenuator disabled or enabled in the transmit path.

# **RECEIVE SIDE TIMING** Figure 12-9



- 1) RCES = 1 (CCR2.0) or CES = 1.
- 2) RCES = 0 (CCR2.0) or CES = 0.
- 3) RNEG is in NRZ mode (CCR1.6 = 1).

AC CHARACTERISTICS—	-TRANSMIT	SIDE	(-40°C to	+85°C;	$V_{DD} = 5.0$	$OV \pm 5\%$ )
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
TCLK Period	t <sub>CP</sub>		488		ns	1
			648		ns	2
TCLK Pulse Width	t <sub>CH</sub>	75			ns	
	$t_{\rm CL}$	75			ns	
TPOS/TNEG Setup to TCLK	t <sub>SU</sub>	20			ns	
Falling or Rising						
TPOS/TNEG Hold From TCLK	t <sub>HD</sub>	20			ns	
Falling or Rising						
TCLK Rise and Fall Times	$t_R, t_F$			25	ns	
0 E' 10 10						


See Figure 12-10

#### NOTES:

1) E1 Mode.

2) T1 or J1 Mode.

#### TRANSMIT SIDE TIMING Figure 12-10



#### NOTES:

1) TCES = 0 (CCR2.1) or CES = 0.

2) TCES = 1 (CCR2.1) or CES = 1.


## 13. MECHANICAL DIMENSIONS


NOTES:

- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION: ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- 2. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION: AT MAXIMUM MATERIAL CONDITION. PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.


#### SUGGESTED PAD LAYOUT

44 PIN TQFP, 10\*10\*1.0






### 13.1 Mechanical Dimensions—Quad Version




#### **TOP VIEW (DIE SIDE)**


**BOTTOM VIEW (BALL SIDE)** 



#### **SIDE VIEW**







DETAIL B